Impact of FinFET with plural number of channel width using novel one step of trench formation process on pattern design time and works for system LSI has been described. Novel one step of trench formation process are realized by using trench etching process for various sizes of trench openings and dummy pattern between adjacent trenches. With these technologies pattern design time and works of cell library for system LSI can be reduced to 10% compared with that of conventional planar transistor case. Proposed technologies are promising candidate for realizing future high density system LSI design with cell library.
Introduction
Recently, Impact of FinFET with plural number of channel width using novel one step of trench formation process on fabrication cost for system LSI has been pro-posed [1] . Novel one step of trench formation process are realized by using trench etching process for various sizes of trench openings and dummy pattern between adjacent trenches. With these technologies fabrication cost of cell library for system LSI can be reduced to 11-15% compared with that of conventional planar transistor process. However, the impact on design time and works with this technology have not been proposed. In this paper the reduction of pattern design time for system LSI with this scheme has been newly estimated.
Pattern design time and works reduction with novel process technology
In this section pattern design time and works reduction with the novel process technology have been described. In the actual system LSI transistors of various channel width are employed for realizing high speed or low power characteristics. For example in the 2-input NAND circuit case, not only the minimum channel width X1 but also various larger channel width such as X2, X3, X4, X8 …. must be used. In the conventional planar transistor case these circuit must be indivisually designed, because the larger channel width, formed to the horizontal direction, results in the larger pattern area as shown in Fig.1 . In the case of conventional FinFET [2] , [3] case this scheme is not changed. This is because larger channel width results in the larger pattern area caused by the parallel connection of FinFETs. As a results, for designing the cell library used for system LSI large design time and works should be used for the planar transistor and conventional FinFET case. In the cell library with the design rule of 40nm (REF [4] ) as large as 272 cells must be designed as shown in Fig.2 . This is because 28 kinds of circuit are consisted with various kinds of channel width of transistors and beta ratio between NMOS and PMOS. With the novel process technology the various kinds of channel width of transistors and beta ratio can be generated with only one pattern design except for dummy pattern. This is because larger channel width is not be realized within the horizontal direction but the vertical direction. Therefore, larger channel width does not cause the additional pattern area as shown in Fig.1 . 
Yu Hiroshima and Shigeyoshi Watanabe
The distance between the active area to dummy pattern of Fig.1 can be easily estimated by using the relationship between trench depth vs. trench size [1] as shown in Fig.3 . Fig.3 Relationship between trench depth vs. trench size.
Furthermore, the another pattern of cell library AOI221 and OAI221 with planar transistor and novel process technology is shown in Fig.4 and Fig.5 respectively. As well as 2NAND case with the novel process technology the various kinds of channel width of transistors and beta ratio can be generated with only one pattern design except for dummy pattern. As a result, patterns of 272 cells for planar transistor can be successfully reduced to 28 for the novel process technology case. This value is about 10% of the planar transistor case. This leads to the drastic reduction of pattern design time and works. 
Another example of cell library for 90nm REF [5] is shown in Fig.6 . Patterns of 279 cells for planar transistor can be successfully reduced to 27 for the novel process technology case. This value is about 10% of the planar transistor case. From these result, the novel process technology is promising candidate for reducing the design time and works of cell library and system LSI to 10% compared with that of conventional planar case.
The reduction of kinds of cell library and pattern area for the actual example of logic circuit with 6 kinds of cell library (AOI221X4, NDX2, AOI221X1, NDX4, NDX2, AOI211X2) has been studied. As shown in Fig.7 , with the novel process technology the kinds of cell library can be reduced from 6 to 2 (ND, AOI211). Furthermore, the pattern area can be reduced to 40% compared with that of planar transistor case.
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ND AO211 ND ND AO211 Fig.7 Reduction of kinds of cell library and pattern area of actual example of logic circuit with 6 kinds of cell library.
Conclusion
Impact of FinFET with plural number of channel width using novel one step of trench formation process on pattern design time for system LSI has been described. Novel one step of trench formation process are realized by using trench etching process for various sizes of trench openings and dummy pattern between adjacent trenches. With these technologies pattern design time of cell library for system LSI can be reduced to 10% compared with that of conventional planar transistor process. Proposed technologies are promising candidate for realizing future high density system LSI design by using cell library.
